Abstract -A Transition Controllable Noise Source (TCNS) generates substrate noises with controlled transitions in size, interstage delay, and direction. The noises are measured in a 100-ps 100-pV resolution by a linear substrate voltage detector that uses a front-end PMOS source follower probing substrate potential and a back-end latch comparator for sampling/digitizing the source follower output. A 0.4-pm CMOS test chip demonstrates the effectiveness of these circuits in performing advanced researches on the substrate noise.
I. INTRODUCTION
Mixed-Signal Systems on a Chip (MS-SoC) technology promises further VLSI circuit advancements. However, signal integrity is seriously degraded due to interference of digital switching noise with the analog and also digital circuit operations, which is mainly transmitted through the substrate. Practical requirements arise here in establishing reliable noise management methodologies based on exact and detailed understanding of the substrate noise properties.
SUBSTRATE NOISE SOURCE CIRCUIT DESIGN
Many published articles discuss the substrate noise injection and transmitting processes in a small scale circuit, for example, [l] and [2] . Our approach differing from them is the use of a noise source circuit that can generate the substrate noises under controlled transition distributions within a large digital block, and the interest is placed on a forming process of their waveforms.
A transition controllable noise source shown in 
SUBSTRATE NOISE DETECTOR CIRCUIT DESIGN
Another piece for accomplishing the research is a linear substrate voltage detector depicted in Fig. 3 . It consists of a P-channel source follower (SF) used as a front-end level shifter and a back-end latch comparator (LC) digitizing the source follower output voltage (V,f) by successive comparisons with an external step reference voltage with AV. The source follower is isolated from the substrate by an N-type well and has a P+ contact probe picking up the substrate voltage. The on-chip latch comparator eliminates parasitic passive elements in assembly and in probes of measurement equipment, that can easily degrade detector bandwidth if attached to the SF's output node. A differential comparator shown in Fig. 3(a) was chosen for the LC beca.use a high temporal resolution could be expected due to the large gain in the positive feedback. The detector realizes a direct probing of the substrate noise with highly linear sensitivity within a designed bandwidth of 2 GHz, and moreover, enables absolute evaluation of the noise, including consideration of polarity. The detector gain can be calibrated by measuring external reference sine waves.
A measurement timing diagram is shown in Fig. 3(b) . A set of typical measured substrate noises is given in Fig. 5 , where every delayed edge is in a rise transition. Eleven sub-peaks that coincide with the noise source block action driven by the 11 non-inverse phase clocks (Ck [O:lO] ) are clearly observed in a 100-ps 100-pV resolution. Sub-peak amplitudes increase with the number of active noise source blocks. The chip has been tested detailedly for general understanding of the substrate noises in CMOS mixed-signal integrated circuits. Results are reported in [3] .
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V. CONCLUSIONS
An advanced experimental methodology for quantifying substrate noise properties is demonstrated. Fig. 5 . Measured substrate noise waveforms with a 100-ps 100-pV resolution. All the noise source inverters act in rise transition, and the number of active noise source blocks is taken as a parameter.
